COMPUTER ORGANIZATION

FIFTH EDITION

Carl Hamacher

Queen's University

Zvonko Vranesic

University of Toronto

Safwat Zaky

University of Toronto



Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco St. Louis Bangkok Bogotá Caracas Kuala Lumpur Lisbon London Madrid Mexico City Milan Montreal New Delhi Santiago Seoul Singapore Sydney Taipei Toronto



The McGraw·Hill Companies



COMPUTER ORGANIZATION, Fifth Edition

International Edition 2002

Exclusive rights by McGraw-Hill Education (Asia), for manufacture and export. This book cannot be re-exported from the country to which it is sold by McGraw-Hill. The International Edition is not available in North America.

Published by McGraw-Hill, a business unit of The McGraw-Hill Companies, Inc. 1221 Avenue of the Americas, New York, NY 10020. Copyright © 2002, 1996, 1990, 1990, 1984, 1978 by The McGraw-Hill Companies, Inc. All rights reserved. No part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written consent of The McGraw-Hill Companies, Inc., including, but not limited to, in any network or other electronic storage or transmission, or broadcast for distance learning.

Some ancillaries, including electronic and print components, may not be available to customers outside the United States.

								Srinivas Institute of Techno	ology
20 19 18	17	16	15	14	13	12	11	Acc. No.: 535	
20 09 08 CTF BJE								Call No	* * ***

Library of Congress Control Number: 2001030712

When ordering this title, use ISBN 007-120411-3

Printed in Singapore

www.mhhe.com

ABOUT THE AUTHORS

Carl Hamacher received his B.A.Sc. degree in engineering physics from the University of Waterloo. Canada, an M.Sc. degree in electrical engineering from Queen's University. Kingston. Canada, and a Ph.D. degree in electrical engineering from Syracuse University. New York. From 1968 to 1990 he was at the University of Toronto, where he was a Professor in the Departments of Electrical Engineering and Computer Science. He served as director of the Computer Systems Research Institute during 1984 to 1988, and as chairman of the Division of Engineering Science during 1988 to 1990. Since January 1991 he has been a Professor of Electrical and Computer Engineering at Queen's University. He served as the dean of the Faculty of Applied Science from 1991 to 1996. During 1978 to 1979, he was a visiting scientist at the IBM Research Laboratory in San Jose, California. In 1986, he was a research visitor at the Laboratory for Circuits and Systems associated with the University of Grenoble in France. In 1996 to 1997, he was a visiting professor in the Computer Science Department at the University of California at Riverside and in the LIP6 Laboratory of the University of Paris VI, France.

His research interests are in multiprocessors and multicomputers, focusing on their interconnection networks.

Zvonko Vranesic received his B.A.Sc., M.A.Sc., and Ph.D. degrees, in electrical engineering from the University of Toronto. From 1963 to 1965 he worked as a design engineer with the Northern Electric Co., Ltd. in Bramalea, Ontario. In 1968, he joined the University of Toronto, where he is now a Professor in the Department of Electrical and Computer Engineering and the Department of Computer Science. During 1978 to 1979, he was a senior visitor at the University of Cambridge, England, and during 1984 to 1985 he was at the University of Paris VI. France. In 2000 to 2001, he was a principal software engineer at Altera Corporation in Toronto. From 1995 to 2000, he served as chair of the Division of Engineering Science at the University of Toronto.

His current research interests include computer architecture, field-programmable VLSI technology, and multiple-valued logic systems. He is a coauthor of three other books: Fundamentals of Digital Logic with VHDL Design, Microcomputer Structures, and Field-Programmable Gate Arrays. In 1990, he received the Wighton Fellowship for "innovative and distinctive contributions to undergraduate laboratory instruction."

Safwat Zaky received his B.Sc. degree in electrical engineering and B.Sc. in mathematics, both from Cairo University, Egypt, and his M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto. From 1969 to 1972 he was with Bell Northern Research, Bramalea, Ontario, where he worked on applications of electrooptics and magnetics in mass storage and telephone switching. In 1973, he joined the University of Toronto, where he is now a Professor in the Department of Electrical and Computer Engineering and the Department of Computer Science. Presently, he

vi ABOUT THE AUTHORS

serves as chair of the Department of Electrical and Computer Engineering. From 1980 to 1981, he was a senior visitor at the Computer Laboratory, University of Cambridge, England.

His research interests are in the areas of computer architecture, reliability of digital circuits, and electromagnetic compatibility. He is a coauthor of the book *Microcomputer Structures* and is a recipient of the IEEE Third Millennium Medal.

To Liz, Anne, and Shirley



CONTENTS

				2.1.1	Number Representation 27
Drofo	co vvi			2.1.2	Addition of Positive Numbers 28
Preface xvii Chapter 1				2.1.3	Addition and Subtraction of Signed
					Numbers 29
	-	RUCTURE OF COMPUTERS 1		2.1.4	Overflow in Integer Arithmetic 32
DAS		COCTORE OF COMITOTERS 1		2.1.5	Characters 33
1.1	Compu	ter Types 2	2.2		y Locations and Addresses 33
1.2	Functio	onal Units 3	300	2.2.1	Byte Addressability 33
	1.2.1	Input Unit 4		2.2.2	Big-endian and Little-endian
	1.2.2	Memory Unit 4			Assignments 35
	1.2.3	Arithmetic and Logic Unit 5		2.2.3	Word Alignment 36
	1.2.4	Output Unit 6		2.2.4	Accessing Numbers, Characters, and
	1.2.5	Control Unit 6			Character Strings 36
1.3	Basic C	Operational Concepts 7	2.3		ry Operations 36
1/4		ructures 9	2.4	Instruc	tions and Instruction Sequencing 37
1.5		re 10		2.4.1	Register Transfer Notation 37
	Perform			2.4.2	Assembly Language Notation 38
1,6	1.6.1	Processor Clock 14		2.4.3	Basic Instruction Types 38
	1.6.2	Basic Performance Equation 14		2.4.4	Instruction Execution and Straight-Line
	1.6.3	Pipelining and Superscalar			Sequencing 42
	1.0.0	Operation 15		2.4.5	Branching 44
	1.6.4	Clock Rate 16		2.4.6	Condition Codes 46
	1.6.5	Instruction Set: CISC and RISC 16		2.4.7	Generating Memory Addresses 47
	1.6.6	Compiler 17	2.5	Addre	ssing Modes 48
	1.6.7	Performance Measurement 17		2.5.1	Implementation of Variables and
1.7		processors and Multicomputers 18			Constants 49
1.8		ical Perspective 19		2.5.2	Indirection and Pointers 50
1.0	1.8.1	The First Generation 19		2.5.3	Indexing and Arrays 52
	1.8.2	The Second Generation 20		2.5.4	Relative Addressing 56
	1.8.3	The Third Generation 20		2.5.5	Additional Modes 56
	1.8.4	The Fourth Generation 20	2.6	Assen	ibly Language 58
	1.8.5	Beyond the Fourth Generation 21		2.6.1	Assembler Directives 59
	1.8.6	Evolution of Performance 21		2.6.2	Assembly and Execution of
1.9		uding Remarks 21		,	Programs 62
1.9		oms 22		/ 2.6.3	Number Notation 64
			3,3	- Basic	Input/Output Operations 64
	Refere	ences 23	2.8	Stacks	and Queues 68
Chapter 2			2.9		utines 72
		E INSTRUCTIONS AND		2.9.1	Subroutine Nesting and the Processor
					Stack 73
PR	OGRAN	4S 25		2.9.2	Parameter Passing 74
2.1	Numb	ers, Arithmetic Operations, and		2.9.3	The Stack Frame 75
· ·		cters 27	2.10		ional Instructions 81
	Cuana	Cicin =/			

x		CONTENTS				
2.12	2.11.1 2.11.2 2.11.3 2 Encodi 3 Conclu	Shift and Rotate Instructions 82 Multiplication and Division 86 ble Programs 86 Vector Dot Product Program 86 Byte-Sorting Program 87	3.1 3.1	3.11.1 Condition Code Flags 141 3.11.2 Branch Instructions 141 2 I/O Operations 145 3 Stacks and Subroutines 146 4 Logic Instructions 151 5 Program Examples 152 3.15.1 Vector Dot Product Program 152 3.15.2 Byte-Sorting Program 153 3.15.3 Linked-List Insertion and Deletion Subroutines 154		
Cho	apter 3			rt III The IA-32 Pentium Example 155		
AR Ins	RM, MO	OTOROLA, AND INTEL ION SETS 103		6 Registers and Addressing 156 3.16.1 IA-32 Register Structure 156 3.16.2 IA-32 Addressing Modes 159		
Par	t I The	ARM Example 104	3.1	7 IA-32 Instructions 164 3.17.1 Machine Instruction Format 168		
3.1		ers, Memory Access, and Data	3.18	8 IA-32 Assembly Language 170		
	Transfe		3.19	9 Program Flow Control 171		
	3.1.1	Register Structure 105		3.19.1 Conditional Jumps and Condition Code		
	3.1.2	Memory Access Instructions and		Flags 171		
	3.1.3	Addressing Modes 106 Register Move Instructions 113	2.20	3.19.2 Unconditional Jump 173		
3.2		Register Move Instructions 113 etic and Logic Instructions 113	3.20	Description Logic and Shift/Rotate Instructions 173 3.20.1 Logic Operations 173		
	3.2.1	Arithmetic Instructions 113		3.20.2 Shift and Rotate Operations 173		
	3.2.2	Logic Instructions 115	3.21	I/O Operations 174		
3.3		Instructions 116		3.21.1 Memory-Mapped I/O 174		
	3.3.1 3.3.2	Setting Condition Codes 117		3.21.2 Isolated I/O 175		
	3.3.4	A Loop Program for Adding Numbers 118	3 22	3.21.3 Block Transfers 176 2 Subroutines 177		
3.4	Assemb	oly Language 118		Other Instructions 182		
	3.4.1	Pseudo-Instructions 120	3.23	3.23.1 Multiply and Divide Instructions 182		
3.5		erations 121		3.23.2 Multimedia Extension (MMX)		
3.6		ines 122		Instructions 183		
3.7	Program 3.7.1	Examples 126	2.24	3.23.3 Vector (SIMD) Instructions 184		
	3.7.1	Vector Dot Product Program 126	3.24	Program Examples 184 3.24.1 Vector Dot Product Program 184		
	3.7.2	Byte-Sorting Program 127		3.24.1 Vector Dot Product Program 184 3.24.2 Byte-Sorting Program 185		
	3.7.3	Linked-List Insertion and Deletion		3.24.3 Linked-List Insertion and Deletion		
		Subroutines 127		Subroutines 185		
Part	II The	68000 Example 130	3.25	Concluding Remarks 188		
3.8		s and Addressing 131		Problems 188		
	3.8.1	The 68000 Register		References 201		
	202	Structure 131	Cha	pter 4		
3.9	3.8.2	Addressing 131		Ty year / O		
3.10	Instructi Assemb					
		ly Language 140 Flow Control 141	4.1	Accessing I/O Devices 204		
	5	TION COMMON 141	4.2	Interrupts 208		

CONTENTS xi

	4.2.1	Interrupt Hardware 210	5.4	Speed,	Size, and Cost 313
	4.2.2	Enabling and Disabling Interrupts 211			Memories 314
	4.2.3	Handling Multiple Devices 213		5.5.1	Mapping Functions 316
	4.2.4	Controlling Device Requests 217		5.5.2	Replacement Algorithms 321
	4.2.5	Exceptions 218		5.5.3	Example of Mapping
	4.2.6	Use of Interrupts in Operating			Techniques 322
		Systems 220		5.5.4	Examples of Caches in Commercial
1.3	Process	or Examples 224			Processors 325
1	4.3.1	ARM Interrupt Structure 224	5.6	Perforr	nance Considerations 329
	4.3.2	68000 Interrupt Structure 229		5.6.1	Interleaving 330
	4.3.3	Pentium Interrupt		5.6.2	Hit Rate and Miss Penalty 332
		Structure 231			Caches on the Processor Chip 334
1.4	Direct N	Memory Access 234		5.6.4	Other Enhancements 335
	4.4.1	Bus Arbitration 237	5.7	Virtual	Memories 337
1.5	Buses	240		5.7.1	Address Translation 339
T/	4.5.1	Synchronous Bus 241	5.8		ry Management Requirements 343
	4.5.2	Asynchronous Bus 244	5.9		dary Storage 344
	4.5.3	Discussion 247	3.7	5.9.1	Magnetic Hard Disks 344
4.6		ce Circuits 248		5.9.2	Optical Disks 352
Ŧ.U	4.6.1	Parallel Port 248		5.9.3	Magnetic Tape Systems 358
	4.6.2	Serial Port 257	5.10		uding Remarks 359
4.7		rd I/O Interfaces 259	5.10		ms 360
т.,	4.7.1	Peripheral Component Interconnect			ences 366
	4.7.1	(PCI) Bus 261		Kelele	aices 500
	4.7.2	SCSI Bus 266	6 L	- 4 6	
	4.7.3	Universal Serial Bus (USB) 272		pter 6	
4.8		ding Remarks 283	ARI	THME	TIC 367
		ns 283	6.1	A dditi	on and Subtraction of Signed
		nces 289	0.1		ers 368
	11010101			6.1.1	Addition/Subtraction Logic
C h a	pter 5			0.1.1	Unit 369
	-	ORY SYSTEM 291	6.2	Decim	n of Fast Adders 371
TKN	E IAITEIAL	OKI SISIEM 271	0.2	6.2.1	Carry-Lookahead Addition 372
5.1	Some F	Basic Concepts 292	6.3		olication of Positive Numbers 376
5.2	Semico	onductor RAM Memories 295			1-Operand Multiplication 380
	5.2.1	Internal Organization of Memory	6.4	6.4.1	Booth Algorithm 380
		Chips 295	(=		<u> </u>
	5.2.2	Static Memories 297	6.5		1 Autiplication 383 Bit-Pair Recoding of Multipliers 384
	5.2.3	Asynchronous Drams 299		6.5.1	
	5.2.4	Synchronous DRAMs 302		0.3.2	Carry-Save Addition of Summands 385
	5.2.5	Structure of Larger Memories 305		Lukaaa	
	5.2.6	Memory System Considerations 307	6.6		r Division 390
	5.2.7	Rambus Memory 308	6.7		ng-Point Numbers and
5 2	Read-C	Only Memories 309			tions 393
5.3				6.7.1	IEEE Standard for Floating-Point
3.3	5.3.1	ROM 310		0.7.1	
3.3		PROM 311			Numbers 394
3.3	5.3.1 5.3.2 5.3.3	PROM 311 EPROM 311		6.7.2	Numbers 394 Arithmetic Operations on
3.3	5.3.1 5.3.2 5.3.3 5.3.4	PROM 311 EPROM 311 EEPROM 311		6.7.2	Numbers 394 Arithmetic Operations on Floating-Point Numbers 398
3.3	5.3.1 5.3.2 5.3.3	PROM 311 EPROM 311			Numbers 394 Arithmetic Operations on

xii		CONTENTS			
	6.7.4	Implementing Floating-Point	8.5	Datap	oath and Control Considerations 479
	a .	Operations 400	8.6		rscalar Operation 481
6.8		uding Remarks 403		8.6.1	
		ems 403		8.6.2	
	Refere	ences 410		8.6.3	
			8.7	Ultras	SPARC II EXAMPLE 486
	pter :			8.7.1	SPARC Architecture 487
BA	SIC PR	OCESSING UNIT 411		8.7.2	UltraSPARC II 493
7.1	Some	Fundamental Concepts 412		8.7.3	Pipeline Structure 493
7.1	7.1.1	Register Transfers 415	8.8		rmance Considerations 503
	7.1.2	Performing an Arithmetic or Logic		8.8.1	Effect of Instruction Hazards 504
		Operation 415		8.8.2	Number of Pipeline Stages 505
	7.1.3	Fetching a Word from Memory 418	8.9		uding Remarks 506
	7.1.4	Storing a Word in Memory 420		Proble	ems 506
7.2		tion of a Complete Instruction 421		Refere	ence 509
,	7.2.1	Branch Instructions 422	Ch.	pter 9	n
7.3		ble-Bus Organization 423		•	
7.4		rired Control 425	EW	REDDI	ED SYSTEMS 511
	7.4.1	A Complete Processor 428	9.1	Exam	ples of Embedded Systems 512
7.5	Micro	programmed Control 429		9.1.1	Microwave Oven 512
	7.5.1	Microinstructions 432		9.1.2	Digital Camera 514
	7.5.2	Microprogram Sequencing 435		9.1.3	Home Telemetry 516
	7.5.3	Wide-Branch Addressing 437	9.2	Proces	ssor Chips for Embedded
	7.5.4	Microinstructions with Next-Address			cations 517
		Field 440	9.3		ple Microcontroller 518
	7.5.5	Prefetching Microinstructions 443		9.3.1	Parallel I/O Ports 518
	7.5.6	Emulation 443		9.3.2	Serial I/O Interface 521
7.6	Conclu	iding Remarks 445		9.3.3	Counter/Timer 523
	Proble	ms 446		9.3.4	Interrupt Control Mechanism 525
			9.4	Progra	mming Considerations 525
Cha	pter 8			9.4.1	Polling Approach 526
PIPE	ELININ	G 453		9.4.2	Interrupt Approach 529
			9.5	I/O De	evice Timing Constraints 531
8.1		Concepts 454		9.5.1	C Program for Transfer via a Circular
	8.1.1	Role of Cache Memory 456			Buffer 533
0.0	8.1.2	Pipeline Performance 458		9.5.2	Assembly Language Program for
3.2		azards 461			Transfer via a Circular Buffer 534
		Operand Forwarding 462	9.6	Reaction	on Timer — An Example 535
	8.2.2	Handling Data Hazards in		9.6.1	C Program for the Reaction
	011	Software 464			Timer 537
	8.2.3	Side Effects 464		9.6.2	Assembly Language Program for the
3.3		tion Hazards 465			Reaction Timer 537
	8.3.1	Unconditional Branches 466		9.6.3	Final Comments 541
	8.3.2	Conditional Branches and Branch	9.7	Embed	ded Processor Families 541
) 1	T CI	Prediction 470		9.7.1	Microcontrollers Based on the Intel
3.4		ce on Instruction Sets 476			8051 542
	8.4.1	Addressing Modes 476		9.7.2	Motorola Microcontrollers 542
	8.4.2	Condition Codes 478		9.7.3	ARM Microcontrollers 543

CONTENTS xiii

9.8	Design Issues 544	11.3.7 Pentium 4 Processor 590
9.9	System-on-a-Chip 546	11.3.8 Advanced Micro Devices IA-32
	9.9.1 FPGA Implementation 547	Processors 591
9 10	Concluding Remarks 549	11.4 The PowerPC Family 591
,,,,	Problems 550	11.4.1 Register Set 591
	References 552	11.4.2 Memory Addressing Modes 592
	References 332	11.4.3 Instructions 592
Cha	pter 10	11.4.4 PowerPC Processors 592
	MPUTER PERIPHERALS 553	11.5 The Sun Microsystems SPARC Family 594
CON	VIPUTER TERIFFIERALS 333	11.6 The Compaq Alpha Family 596
10.1	Input Devices 554	11.6.1 Instruction and Addressing Mode
	10.1.1 Keyboard 554	Formats 596
	10.1.2 Mouse 555	11.6.2 Alpha 21064 Processor 597
	10.1.3 Trackball, Joystick, and	11.6.3 Alpha 21164 Processor 597
	Touchpad 556	11.6.4 Alpha 21264 Processor 597
	10.1.4 Scanners 557	11.7 The Intel IA-64 Family 598
10.2	Output Devices 558	11.7.1 Instruction Bundles 598
	10.2.1 Video Displays 558	11.7.2 Conditional Execution 598
	10.2.2 Flat-Panel Displays 559	11.7.3 Speculative Loads 600
	10.2.3 Printers 560	11.7.4 Registers and the Register Stack 600
	10.2.4 Graphics Accelerators 561	11.7.5 Itanium Processor 602
10.3	Serial Communication Links 563	11.8 A Stack Processor 603
	10.3.1 Asynchronous Transmission 566	11.8.1 Stack Structure 604
	10.3.2 Synchronous Transmission 568	11.8.2 Stack Instructions 606
	10.3.3 Standard Communications	11.8.3 Hardware Registers in the Stack 610
	Interfaces 571	11.9 Concluding Remarks 612
10.4	Concluding Remarks 574	Problems 612
	Problems 575	References 614
		Chapter 12
	pter 11	
Pro	OCESSOR FAMILIES 577	LARGE COMPUTER SYSTEMS 617
11.1	The ARM Family 579	12.1 Forms of Parallel Processing 619
	11.1.1 The Thumb Instruction Set 579	12.1.1 Classification of Parallel
	11.1.2 Processor and CPU Cores 580	Structures 619
11.2	The Motorola 680X0 and ColdFire	12.2 Array Processors 620
	Families 582	12.3 The Structure of General-Purpose
	11.2.1 68020 Processor 582	Multiprocessors 622
	11.2.2 Enhancements in 68030 and 68040	12.4 Interconnection Networks 624
	Processors 584	12.4.1 Single Bus 624
	11.2.3 68060 Processor 585	12.4.2 Crossbar Networks 625
	11.2.4 The ColdFire Family 585	12.4.3 Multistage Networks 626
11.3	171 227 11 505	12.4.4 Hypercube Networks 628
	11.3.1 IA-32 Memory Segmentation 586	12.4.5 Mesh Networks 630
	11.3.2 Sixteen-Bit Mode 588	12.4.6 Tree Networks 630
	11.3.3 80386 and 80486 Processors 588	12.4.7 Ring Networks 631
	11.3.4 Pentium Processor 589	12.4.8 Practical Considerations 632
	11.3.5 Pentium Pro Processor 589	12.4.9 Mixed Topology Networks 636
	11.3.6 Pentium II and III Processors 590	12.4.10 Symmetric Multiprocessors 636

xiv	CONTENTS	
12.5	Memory Organization in	A.6.5 JK Flip-Flop 697
,	Multiprocessors 637	
12.6	Program Parallelism and Shared	A.6.6 Flip-Flops with Preset and Clear 698
12.0	Variables 638	
		A.7 Registers and Shift Registers 699
	12.6.1 Accessing Shared Variables 640 12.6.2 Cache Coherence 641	A.8/ Counters 702
	12.6.3 Need for Locking and Cache	A.9 Decoders 703
	Coherence 645	Alo Multiplexers 705
127	Multicomputers 645	A.11 Programmable Logic Devices (PLDs) 705
12.7	12.7.1 Local Area Networks 646	A.11.1 Programmable Logic Array
	12.7.2 Ethernet (CSMA/CD) Bus 646	(PLA) 707
	12.7.2 Edithlet (CSMA/CD) Bus 646	A.11.2 Programmable Array Logic
	12.7.4 Network of Workstations 647	(PAL) 710
12.8	Programmer's View of Shared Memory	A.11.3 Complex Programmable Logic Devices
12.0	and Message Passing 648	(CPLDs) 711
		A.12 Field-Programmable Gate Arrays 712
	12.8.1 Shared Memory Case 648 12.8.2 Message-Passing Case 651	A.13 Sequential Circuits 714
120	Performance Considerations 653	A.13.1 An Example of an Up/Down
12.7	12.9.1 Amdahl's Law 654	Counter 714
	12.9.1 Aindain's Law 634 12.9.2 Performance Indicators 656	A.13.2 Timing Diagrams 718
12 16	O Concluding Remarks 656	A.13.3 The Finite State Machine
12.10	Problems 657	Model 719
		A.13.4 Synthesis of Finite State
	References 660	Machines 720
A PF	PENDIX A: LOGIC CIRCUITS 661	A.14 Concluding Remarks 724
	L. DECTI. LOGIC CINCCIII 001	Problems 724
4.1	Basic Logic Functions 662	References 731
	A.1.1 Electronic Logic Gates 665	APPENDIX B: ARM INSTRUCTION
4.2	Synthesis of Logic Functions 666	
4.3	Minimization of Logic	SET 733
	Expressions 668	B.1 Instruction Encoding 734
	A.3.1 Minimization Using Karnaugh	B.1.1 Arithmetic and Logic
	Maps 671	Instructions 734
	A.3.2 Don't-Care Conditions 674	B.1.2 Memory Load and Store
4.4	Synthesis with NAND and NOR	Instructions 741
	Gates 674	B.1.3 Block Load and Store
A.5	Practical Implementation of Logic	Instructions 744
	Gates 67.8	B.1.4 Branch and Branch with Link
	A.5.1 CMOS Circuits 681	Instructions 747
	A.5.2 Propagation Delay 686	B.1.5 Machine Control Instructions 747
	A.5.3 Fan-In and Fan-Out Constraints 687	B.2 Other ARM Instructions 750
	A.5.4 Tri-state Buffers 687	B.2.1 Coprocessor Instructions 750
	A.5.5 / Integrated Circuit Packages 688	B.2.2 Versions v4 and v5
1.6	Flip-Flops 690	Instructions 750
	A.6.1 Gated Latches 690	B.3 Programming Experiments 750
	A.6.2 Master-Slave Flip-Flop 694	6 6 minutes 100
	A.6.3 Edge Triggering 694	APPENDIX C: MOTOROLA 68000
	A.6.4 T Flip-Flop 697	Instruction Set 751
	i i :	~ THE CHICK DELIT 101

APPENDIX D: INTEL IA-32 INSTRUCTION SET 769

- D.1 Instruction Encoding 770
 D.1.1 Addressing Modes 772
- D.2 Basic Instructions 773
 D.2.1 Conditional Jump Instructions 782
 D.2.2 Unconditional Jump Instructions 782

D.3 Prefix Bytes 782

D.4 Other Instructions 783
D.4.1 String Instructions 783

- D.4.2 Floating-Point, MMX, and SSE Instructions 784
- D.5 Sixteen-Bit Operation 785
- D.6 Programming Experiments 785

APPENDIX E: CHARACTER CODES AND NUMBER CONVERSION 789

E.1 Character Codes 790

E.2 Decimal-to-Binary Conversion 793

INDEX 795



PREFACE

This book is intended for use in a first-level course on computer organization in electrical engineering, computer engineering, and computer science curricula. The book is self-contained, assuming only that the reader has a basic knowledge of computer programming in a high-level language. Many students who study computer organization will have had an introductory course on digital logic circuits. Therefore, this subject is not covered in the main body of the book. However, we have provided an extensive appendix on logic circuits for those students who need it.

The book reflects our experience in teaching computer organization to three distinct groups of undergraduates: electrical and computer engineering undergraduates, computer science specialists, and engineering science undergraduates. We have always approached the teaching of courses in this area from a practical point of view. Thus, a key consideration in shaping the contents of the book has been to illustrate the principles of computer organization using examples drawn from commercially available computers. Our main examples are based on the following processors: ARM, Motorola 680X0, Intel Pentium, and Sun UltraSPARC.

It is important to recognize that digital system design is not a straightforward process of applying optimal design algorithms. Many design decisions are based largely on heuristic judgment and experience. They involve cost/performance and hardware/software tradeoffs over a range of alternatives. It is our goal to convey these notions to the reader.

We have endeavored to provide sufficient details to encourage the student to dig beyond the surface when dealing with ideas that seem to be intuitively obvious. We believe that this is best accomplished by giving real examples that are adequately documented. Block diagrams are a powerful means of describing organizational features of a computer. However, they can easily lead to an oversimplified view of the problems involved. Hence, they must be accompanied by the details of implementation alternatives.

The book is aimed at a one-semester course in engineering or computer science programs. It is suitable for both hardware- and software-oriented students. Even though the emphasis is on hardware, we have addressed a number of software issues, including basic aspects of compilers and operating systems related to instruction execution performance, coordination of parallel operations at the system level, and real-time applications. An understanding of hardware/software interaction and tradeoffs is necessary for computer specialists.

THE SCOPE OF THE BOOK

We now review the topics covered in sequence, chapter by chapter. The first eight chapters cover the basic principles of computer organization, operation, and performance.

xviii PREFACE

The remaining four chapters deal with embedded systems, peripheral devices, processor family evolution patterns, and large computer systems.

Chapter I provides an overview of computer hardware and software and informally introduces terms that are dealt with in more depth in the remainder of the book. This chapter discusses the basic functional units and the ways they are interconnected to form a complete computer system. The role of system software is introduced and basic aspects of performance evaluation are discussed. A brief treatment of the history of computer development is also provided.

Chapter 2 gives a methodical treatment of machine instructions, addressing techniques, and instruction sequencing. Basic aspects of 2's-complement arithmetic are introduced to facilitate the discussion of the generation of effective addresses. Program examples at the machine instruction level, expressed in a generic assembly language, are used to discuss loops, subroutines, simple input-output programming, sorting, and linked list operations.

Chapter 3 illustrates implementation of the concepts introduced in Chapter 2 on three commercial processors — ARM, 68000, and Pentium. The ARM processor illustrates the RISC design style, the 68000 has an easy-to-teach CISC design, while the Pentium represents the most successful commercial design that combines the elements of both the CISC and RISC styles. The material is organized into three independent and complete parts. Each part includes all of the examples from Chapter 2 implemented in the context of the specific processor. It is sufficient to cover only one of the three parts to provide the continuity needed to follow the rest of the book. If laboratory experiments using one of the three processors are associated with the course, the relevant part of Chapter 3 can be covered in parallel with Chapter 2.

Input-output organization is developed in Chapter 4. The basics of I/O data transfer synchronization are presented, and a series of increasingly complex I/O structures are explained. Interrupts and direct-memory access methods are described in detail, including a discussion of the role of software interrupts in operating systems. Bus protocols and standards are also presented, with the PCI, SCSI, and USB standards being used as representative commercial examples.

Semiconductor memories, including SDRAM, Rambus, and Flash memory implementations, are discussed in Chapter 5. Caches and multiple-module memory systems are explained as ways for increasing main memory bandwidth. Caches are discussed in some detail, including performance modeling. Virtual-memory systems, memory management, and rapid address translation techniques are also presented. Magnetic and optical disks are discussed as components in the memory hierarchy.

Chapter 6 treats the arithmetic unit of a computer. Logic design for fixed-point add, subtract, multiply, and divide hardware, operating on 2's-complement numbers, is described. Lookahead adders and high-speed multipliers are explained, including descriptions of the Booth multiplier recoding and carry-save addition techniques. Floating-point number representation and operations, in the context of the IEEE Standard, are presented.

Chapter 7 begins with a register-transfer-level treatment of the implementation of instruction fetching and execution in a processor. This is followed by a discussion of processor implementation by both hardwired and microprogrammed control.

PREFACE xix

Chapter 8 provides a detailed coverage of the use of pipelining and multiple function units in the design of high-performance processors. The role of the compiler and the relationship between pipelined execution and instruction set design are explored. Superscalar processors are discussed, and the Sun Microsystems UltraSPARC II processor organization is used to illustrate the concepts.

Today there are many more processors in use in embedded systems than in general-purpose computers. This increasingly important subject, where a single chip integrates the processing, I/O, and timer functionality needed in a wide range of low-cost applications, is treated in Chapter 9. System integration issues, interconnections, and real-time software are discussed.

Chapter 10 presents peripheral devices and computer interconnections. Typical input/output devices are described and hardware needed to support computer graphics applications is introduced. Commonly used communication links, such as DSL, are discussed.

The evolution of the ARM. Motorola, and Intel processor families is discussed in Chapter 11. This chapter highlights the design changes that led to higher performance. The PowerPC, SPARC, Alpha, and Intel IA-64 families are also discussed.

Chapter 12 extends the discussion of computer organization to large systems that use many processors operating in parallel. Interconnection networks for multiprocessors are described, and an introduction to cache coherence controls is presented. Shared-memory and message-passing schemes are discussed.

CHANGES IN THE FIFTH EDITION

Major changes in content and organization have been made in preparing the fifth edition of this book. They include the following:

- Chapter 2 of the fourth edition has been split into two chapters Chapters 2 and 3 in the fifth edition. An expanded treatment of basic issues, explained using generic instructions, is presented in Chapter 2. More programming examples for typical tasks, both numeric and non-numeric, are provided. Chapter 3 uses the instruction sets of ARM, 68000, and Pentium processors to show how the basic concepts of instruction set design have been implemented in both the RISC and CISC design styles.
- The discussion of the role of pipelining and multiple functional units in processor design has been extended significantly. The UltraSPARC architecture is used to provide specific examples of performance-enhancing design features.
- A new chapter on embedded-processor systems has been added. A generic design of a typical system is used as the basis for detailed discussion of example applications.

In addition to these main changes, many recent technology and design advances have been added to a number of chapters.

WHAT CAN BE COVERED IN A ONE-SEMESTER COURSE

This book is suitable for use at the university or college level as a text for a one-semester course in computer organization. It is intended for use in the first course on computer organization that the students will take.

There is more than enough material in the book for a one-semester course. The core material is given in Chapters 1 through 8. For students who have not had a course in logic circuits, the basic material in Appendix A should be studied at the beginning of the course and certainly prior to covering Chapter 4.

Chapters 9 through 12 contain a variety of useful material that the instructor may choose from if time permits. Particularly suitable are the discussion of embedded systems in Chapter 9 and the description of hardware found in most personal computers given in Chapter 10.

ACKNOWLEDGMENTS

We wish to express our thanks to many people who have helped during the preparation of this fifth edition. Gail Burgess and Kelly Chan helped with the technical preparation of the manuscript. Alex Grbic, Frank Hsu and Robert Lu provided valuable help with a number of programming examples. Our colleagues Tarek Abdelrahman, Stephen Brown, Paul Chow, Glenn Gulak and Jonathan Rose offered constructive comments. We are particularly grateful to Stephen and Tarek for their help with important details. The reviewers, Gojko Babic of The Ohio State University, Nathaniel Davis of Virginia Polytechnic Institute and State University, Jose Fortes of Purdue University, John Greiner of Rice University, Sung Hu of San Francisco State University, Ali Hurson of Pennsylvania State University, Lizy Kurian John of University of Texas at Austin, Stefan Leue of Albert Ludwigs Universitat in Freiburg, Fabrizio Lombardi of Northeastern University, Wayne Loucks of University of Waterloo, Prasant Mohapatra of Iowa State University, Daniel Tabak of George Mason University, and John Valois of Rensselaer Polytechnic Institute gave us many excellent suggestions and provided constructive criticism. We want to thank Eli Vranesic for permission to use his painting "Fall in High Park" on the front cover; he created it using the computer as a paint brush. Finally, we truly appreciate the support of our editor, Catherine Fields Shultz, and her McGraw-Hill associates: Kelley Butcher, Michelle Flomenhoft, Kalah Graham, Betsv Jones, Rick Noel, Heather Sabo, and Christine Walker.

> Carl Hamacher Zvonko Vranesic Safwat Zaky